宇航计测技术 ›› 2013, Vol. 33 ›› Issue (3): 11-16.doi: 10.12060/j.issn.1000-7202.2013.03.03

• 论文 • 上一篇    下一篇

IEEE1588v2透明时钟研究与实现

陈金凤1,2,3；华宇1,2；孙中尉1,2   

  1. 1、中国科学院国家授时中心，陕西西安 710600；
    2、中国科学院精密导航定位与定时技术重点实验室，陕西西安 710600；
    3、中国科学院大学，北京 100039
  • 出版日期:2013-06-15 发布日期:2013-06-15

Research and Implement of Transparent Clock based on IEEE1588v2

CHEN Jin-feng1,2,3；HUA Yu1,2；SUN Zhong-wei1,2   

  1. 1、National Time Service Centre, Chinese Academy of Sciences, Xi′an, Shanxi 710600;
    2、Key Laboratory of Precision Navigation and Timing Technology, Nation Time Service Center,Chinese Academy of Sciences, Xi’an, Shanxi 710600;
    3、University of Chinese Academy of Sciences, Beijing 100039
  • Online:2013-06-15 Published:2013-06-15

PDF (PC)

摘要： 主从时钟同步通过普通交换机时，时间同步精度降低且不稳定。为了解决该问题，引入IEEE1588v2中提出透明时钟模型。本文介绍了IEEE1588v2中透明时钟的相关内容，在研究透明时钟基本原理及模型的基础上，提出并实现了在商用交换机上的一种时钟同步扩展方案。为了验证透明时钟的性能，建立模拟真实环境测试平台。测试结果表明在不同的网络背景流量下，透明时钟都能很好地解决非对称延迟及延迟抖动问题，使主从时钟同步精度达到纳秒量级。

关键词: 时钟同步, IEEE1588v2, 透明时钟, 以太网交换机

Abstract: The synchronous packet transmits lends to the problem of asymmetry packet queuing delays and delay jitter by ethernet switch. This problem has a significant impact on IEEE1588 time synchronization precision. To solve it， transparent clock is defined by the IEEE1588v2.In this paper, we introduce transparent clock of IEEE1588v2, proposing a implement scheme of transparent clock based on transparent clock’s principle and model, creating a supporting IEEE1588 ethernet switch with transparent clock. To verify the function of transparent clock, an experimental setup that was analogous to a practical environment. The experiment test results demonstrate that this device efficiently solve the problem of asymmetry packet queuing delays and delay jitter in the condition of different network traffic and the time synchronization precision is at nanosecond level.

Key words: Time synchronous, IEEE1588v2, Transparent clock, Ethernet switch

京ICP备09048426号-4　 京公网安备 11010602060144号　版权所有 © 《宇航计测技术》编辑部