宇航计测技术 ›› 2015, Vol. 35 ›› Issue (3): 36-39.doi: 10.12060/j.issn.1000-7202.2015.03.08

• 论文 • 上一篇    下一篇

小型CPT原子钟的数字电路优化研究

张旭1,2；张振伟1,2；王栋1,2；杨仁福1,2；年丰1,2   

  1. 1、北京无线电计量测试研究所，北京 100039；
    2、计量与校准技术重点实验室，北京 100039
  • 出版日期:2015-06-15 发布日期:2015-06-15
  • 作者简介:张旭（1990），男，硕士研究生，主要研究方向：原子频标的电路设计。

Optimization of Digital Circuits for Miniature CPT Atomic Clock

ZHANG Xu1,2；ZHANG Zhen-wei1,2；WANG Dong1,2；YANG Ren-fu1,2；NIAN Feng1,2   

  1. 1、Beijing Institute of Radio Metrology and Measurement, Beijing 100039;
    2、Science and Technology on Metrology and Calibration Laboratory，Beijing 100039
  • Online:2015-06-15 Published:2015-06-15

PDF (PC)

摘要： CPT原子钟是一种体积小、功耗低、指标优的新型原子钟。本文对小型CPT原子钟数字滤波算法开展优化研究，采用CIC滤波器前端滤波，低阶FIR滤波器后端滤波。新滤波模块在保证相同的噪声抑制比的情况下，节约逻辑资源，降低整钟功耗。基于以上方案实现的滤波模块，获得了55dB的滤波效果，同时节省了约42%的FPGA逻辑资源。

关键词: CPT原子钟, 数字滤波, CIC滤波器, FIR滤波器

Abstract: Coherent Population Trapping (CPT) atomic clock is a new type of atomic clock with low-power, small volume and excellent stability. In this paper, to optimize the digital filtering algorithm of miniature CPT atomic clock, we use Cascade Integrator Comb (CIC) filter as the front filter and low order FIR filter as the end filter. In the case of the same noise suppression radio, new filtering module has saved logic resources and reduced power consumption. Based on the above design, the filtering module reaches the filtering effect of 55dB and saves about 42% of FPGA logic resources.

Key words: CPT atomic clock, Digital filter, CIC filter, FIR filter

京ICP备09048426号-4　 京公网安备 11010602060144号　版权所有 © 《宇航计测技术》编辑部